VGA controller using address translation to drive a dual scan LCD panel and method therefor

U.S. Patent Number: 5387923

Abstract: A VGA controller using address translation logic to drive a dual scan LCD panel is disclosed. The address translation logic converts the display data into an interleaved format in the display buffer, allowing the VGA controller to simultaneously access the display data for both LCD inputs without the need for a separate half-frame buffer memory. Elimination of this half-frame buffer memory reduces system cost with no reduction in performance of the VGA controller.

Inventors: Mattison; Phillip E. (Gilbert, AZ), Caviasca; Kenneth P. (Phoenix, AZ)

Assignee: VLSI Technology, Inc. (San Jose, CA)

Application Number: 08/147,092

Issued: 1995-02-07

Expired: 2007-02-07

Classes: 345/103 ; 345/98

Field of search: 345/103,87,98,99,100 358/241,236 359/54,55 348/790,792,793

Click the image above to view patent images at uspto.gov within a frame.

Click here for the fulltext page on uspto.gov within a frame.