FIFO memory using single output register

U.S. Patent Number: 5388074

Abstract: A FIFO memory circuit with improved read-access time includes an output register, which is connected to the data output terminal of the FIFO. The output register is clocked to provide the output of the FIFO with only the clock-to-output delay of the register. The FIFO memory circuit is formed with a series of latches, each of which latch has a data-input terminal connected in parallel to the data input terminal of the FIFO. Each latch has a tri-state output which is connected to an output terminal for the FIFO. Write-pointers select the next-available one of the FIFO locations to be read into. Read pointers select the next FIFO location to be read from. An input storage register is also provided to improve the input access time of the FIFO.

Inventors: Buckenmaier; Karl C. (Somerville, MA)

Assignee: VLSI Technology, Inc. (San Jose, CA)

Application Number: 07/992,337

Issued: 1995-02-07

Expired: 2007-02-07

Classes: 365/189.05 ; 365/221; 365/239; 365/240

Field of search: 365/221,239,240,241,189.05,168,189.01,189.04,189.12

Click the image above to view patent images at uspto.gov within a frame.

Click here for the fulltext page on uspto.gov within a frame.