Low delay or low loss switch for ATM

U.S. Patent Number: 5390176

Abstract: An ATM switching arrangement in which two types of cells are distinguished. A first type of cells is marked as low loss cells and a second type of cells is marked as low delay cells. In the switching arrangement a cell buffer (9) is subdivided into a first memory area (LL) for the low loss cells and a second area (LD) for the low delay cells. In the case of the cell buffer (9) being completely filled, low loss cells get read-in priority over low delay cells. In reading out from the cell buffer low delay cells take priority over low loss cells, unless the low delay area is empty. It is also possible to set a threshold value for the content of the low loss area; when the content of the low loss area exceeds the threshold value outputting of the low loss cells can then be started.

Inventors: Schoute; Frederik C. (Hilversum, NL), Awater; Geert A. (Delft, NL)

Assignee: U.S. Philips Corporation (New York, NY)

Application Number: 08/126,146

Issued: 1995-02-14

Expired: 2007-02-14

Classes: 370/395.7 ; 370/428; 370/468

Field of search: 370/60,60.1,94.1,85.1,85.2,85.6,95.1,13,16,17

Click the image above to view patent images at uspto.gov within a frame.

Click here for the fulltext page on uspto.gov within a frame.