Process for fabricating multi-level read-only memory device

U.S. Patent Number: 5668029

Abstract: A process for fabricating multi-level semiconductor ROM devices is disclosed. Each memory cell of the ROM device can be programmed to any of three possible conduction states including full-conduction, half-conduction and no-conduction. The fabrication process begins with a semiconductor silicon substrate. Buried bit and word lines are formed in the substrate. A photomask is then formed to correspond to code to be programmed into the ROM device. The photomask, when properly aligned over the ROM device, contains portions that fully cover the entire channel region of a cell to be programmed for full conduction, portions that partially cover the channel regions of cells that are to be programmed for half-conduction, and portions that do not cover at all the channel regions of cells to be programmed for no-conduction. Then ions are implanted with the photomask in place. The ions transform the regions not covered or partially covered by the photomask. In use, three levels of conduction current may then be sensed when the ROM device is accessed to represent three data levels.

Inventors: Huang; Heng-Sheng (Taipei, TW), Lee; Fong-Chun (Hsinchu, TW)

Assignee: United Microelectronics Corporation (TW)

Application Number: 08/642,941

Issued: 1997-09-16

Expired: 2005-09-16

Classes: 438/278 ; 257/E21.674

Field of search: 437/45,48,52 257/390,391

Click the image above to view patent images at uspto.gov within a frame.

Click here for the fulltext page on uspto.gov within a frame.