Consolidated chip design for wire bond and flip-chip package technologies

U.S. Patent Number: 5844317

Abstract: A semiconductor structure and method of fabrication are provided in which permanent external electrical connection to active circuitry in the structure can be made through either a wire bond pad or metal bump formed thereon. A final metallization including a wire bond pad is disposed over and electrically connected with the active circuitry. An insulating material film is disposed over the final metallization leaving the wire bond pad and a portion of the final metallization laterally displaced from the pad exposed. A metal bump contacts the laterally displaced exposed portion of the final metallization. The wire bond pad is electrically coupled with and laterally displaced from the metal bump through the final metallization. The metal bump and wire bond pad are configured to facilitate electrical connection of the semiconductor structure with an external connector, such as a modular packaging substrate. The structure may also be used for testing and burning in a semiconductor die without direct physical contact of the external testing device to the wire bond pad.

Inventors: Bertolet; Allan (Williston, VT), Fiore; James (Essex Junction, VT), Gramatski; Eberhard (Essex Junction, VT)

Assignee: International Business Machines Corporation (Armonk, NY)

Application Number: 08/686,855

Issued: 1998-12-01

Expired: 2006-12-01

Classes: 257/773 ; 257/780; 257/781; 257/E23.151

Field of search: 257/780,781,784,787,774,773

Click the image above to view patent images at uspto.gov within a frame.

Click here for the fulltext page on uspto.gov within a frame.